WEST Search History

Hide Nems

Restore

Clear

Cancel

DATE: Monday, April 12, 2004

Set Oner	<u>Hit</u> Count
Hide? Name Query	Count
DB=PGPB, USPT, JPAB; PLUR=YES; OP=OR	1
☐ L56 L53 and (hdl or vhdl)	1
L55 L53 and (hdl or vhdl) and (synthes\$ or design\$)	1
L54 L53 and (hdl or vhdl) and simula\$ and (synthes\$ or design\$)	56
☐ L53 11 and L52	1732
L52 compatib\$ same compil\$	3
☐ L51 L50 and l1	234
L50 compatib\$ same compil\$ same (hardware or technolod\$)	12
L49 hdl same compil\$ same dependen\$ same (hardware or technolog\$)	6
L48 L47 and (hdl or vhdl) and synthes\$ and simulat\$	174
L47 L46 and 11 and 114	8506
☐ L46 compil\$ same code same generat\$	0
L45 L41 and (hdl or vhdl)	0
☐ L44 L43 and (hdl or vhdl)	35
L43 L41 and relation\$ and (simula\$ or synthes\$ or design\$)	
L42 L41 and synthes\$ and simulat\$ and (hdl or vhdl or verilog or programm\$)	44
☐ L41 L40 and 11 and 114	1662
☐ L40 compil\$ same intermedia\$ same code	5
☐ L39 11 and 127	2
☐ L38 L37 and l1	23
L37 L36 and port and buffer and (flip adj flop)	31
L36 L33 and compil\$ and ((high or low) same programming)	3
L35 L33 and compil\$ and (high same low same programming)	21
☐ L34 L33 not l30	61
L33 L32 and programming and (code same (generat\$ or transform\$))	87
L32 L17 and (dependen\$ same (architecture or hardware or technolog\$))	12
☐ L31 L28 not 130	40
☐ L30 L29 and port and construct\$	41
L29 L28 and (code same (generat\$ or transform\$))	52
☐ L28 L27 and compil\$ and pars\$	62
☐ L27 l17 and L26	02

		0065
L26	hardware same dependen\$	8965
L25	L24 and (flip adj flop)	16
L24	L23 and pars\$	23
L23	L22 and (code same (generat\$ or transform\$))	29
L22	L21 and construct	31
L21	L20 and port and (component or element or object)	40
L20	L19 and programming	43
L19	L18 and programmable	61
L18	L17 and compil\$ and intermedia\$	105
L17	L15 and (hdl or vhdl) and simulat\$ and synthes\$	162
L16	L15 and (hdl or vhdl) and simulat\$ or synthes\$	442717
L15	L14 and l12	994
L14	boolean same (logic or function or equation or expression)	10787
L13	17 and L12	157
L12	(target\$ or retarget\$) same (architecture or hardware or technolog\$)	38205
L11	L8 and (boolean same (equation or expression or function))	156
L10	L8 and (reusea\$ or useable)	11
L9	L8 and (reusa\$ or useable)	28
L8	L7 and (target\$ or retarget\$)	196
L7	boolean and (vhdl or hdl) and synthes\$ and simulat\$ and (architecture or technolog)	262
L6	L5 and cpla	0
L5	L4 and compil\$ and (target\$ or retarget\$)	10
L4	L1 and hdl and simulat\$	17
L3	L2 and (target\$ or retarget\$)	10
L2	L1 and hdl and synthes\$ and simulat\$	13
L1	boolean same object	2605

END OF SEARCH HISTORY

Hit List



Search Results - Record(s) 1 through 2 of 2 returned.

☐ 1. Document ID: US 20030216901 A1

Using default format because multiple data bases are involved.

L38: Entry 1 of 2

File: PGPB

Nov 20, 2003

PGPUB-DOCUMENT-NUMBER: 20030216901

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030216901 A1

TITLE: Design apparatus and a method for generating an implementable description of

a digital system

PUBLICATION-DATE: November 20, 2003

INVENTOR-INFORMATION:

NAME

· CITY

STATE

COUNTRY

RULE-47

Schaumont, Patrick

Wijgmaal

BE

Vernalde, Serge

Heverlee

ΒE

Cockx, Johan

Pellenberg

BE


US-CL-CURRENT: 703/13

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw. D
		Docume		US 66	606588 B1		USPT			Aug 12	, 20	03

US-PAT-NO: 6606588

DOCUMENT-IDENTIFIER: US 6606588 B1

TITLE: Design apparatus and a method for generating an implementable description of a digital system



Hit List

Blawd Refs Fwd Refs Print Generate Collection Clear Generate OACS

Search Results - Record(s) 1 through 6 of 6 returned.

☐ 1. Document ID: US 20030216901 A1

Using default format because multiple data bases are involved.

L48: Entry 1 of 6

File: PGPB

Nov 20, 2003

PGPUB-DOCUMENT-NUMBER: 20030216901

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030216901 A1

TITLE: Design apparatus and a method for generating an implementable description of

a digital system

PUBLICATION-DATE: November 20, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

Schaumont, Patrick

Wijgmaal

BE

Heverlee

BE

Vernalde, Serge

Cockx, Johan

Pellenberg

BE

US-CL-CURRENT: 703/13

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWIC	

☐ 2. Document ID: US 20020080174 A1

L48: Entry 2 of 6

File: PGPB

Jun 27, 2002

PGPUB-DOCUMENT-NUMBER: 20020080174

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20020080174 A1

TITLE: System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations

PUBLICATION-DATE: June 27, 2002

INVENTOR-INFORMATION:

NAME

CITY

COUNTRY STATE

US

RULE-47

Kodosky, Jeffrey L.

Austin

TX

Andrade, Hugo

Austin

បន ТX

· Record List Display

Odom, Brian Keith Butler, Cary Paul Schultz, Kevin L. Georgetown TX US
Austin TX US
Georgetown TX US

US-CL-CURRENT: 345/762

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWC Draw. De

☐ 3. Document ID: US 6608638 B1

L48: Entry 3 of 6

File: USPT

Aug 19, 2003

US-PAT-NO: 6608638

DOCUMENT-IDENTIFIER: US 6608638 B1

TITLE: System and method for configuring a programmable hardware instrument to perform measurement functions utilizing estimation of the hardware implentation and management of hardware resources

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC Drawn De 4. Document ID: US 6606588 B1

L48: Entry 4 of 6 File: USPT Aug 12, 2003

US-PAT-NO: 6606588

DOCUMENT-IDENTIFIER: US 6606588 B1

TITLE: Design apparatus and a method for generating an implementable description of a digital system

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC Draw De

5. Document ID: US 6584601 B1

L48: Entry 5 of 6 File: USPT Jun 24, 2003

US-PAT-NO: 6584601

DOCUMENT-IDENTIFIER: US 6584601 B1


TITLE: System and method for converting graphical programs into hardware implementations which utilize probe insertion

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWC Draw. De Grave De Grave

US-PAT-NO: 6457164

DOCUMENT-IDENTIFIER: US 6457164 B1

TITLE: Hetergeneous method for determining module placement in FPGAs



Display Format: - Change Format

Previous Page Next Page Go to Doc#